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Abstract- We present the experimental implementation of 
an RS flip-flop (RS-FF) composed of dc-biased coupled-SQUID 
(C-SQUID) gates. The C-SQUID gate is a combination of a 
single-junction SQUID and a double-junction SQUID. This gate 
utilizes nonhysteretic Josephson junctions and it is operated in 
nonlatching mode with dc-biasing. Several logical functions are 
able to be realized with a C-SQUID gate by adjusting the input 
bias and the input signal levels. The speed performance of the gate 
is evaluated by simulation for ring oscillators, and the minimum 
switching delay of 6.5 pslstage is obtained under Josephson 
critical current density of 10 liA/cm’. We have fabricated the 
RS-FF composed of two C-SQUID NOR gates. The circuit is 
integrated using a Xb/i2105 /Kb junction technology and its 
operation is demonstrated experimentally. 
In 
I .  INTRODUCTION 
0 PREVENT the problems in latching Josephson circuits, 
dc-biased Josephson digital circuits have been developed; 
xample, complex powering system, crosstalk, and punch- 
(SFQ) circuits. In the SFQ circuits, almost all Josephson 
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0 On the other hand, the dc-biased voltage-mode circuits can be 
classified in terms of utilization of hysteretic or nonhysteretic 
circuit using hysteretic JJ’s [ 2 ] .  But if we put stress on analogy 
circuits using nonhysteretic JJ’S such as the SAIL [31 are more 
desirable. 
for a superconducting neuron element, it can be also used 
as a logic gate [4, 51. The C-SQUID is a combination of 
a single-junction SQIJID (1 J-SQUID) and a double-junction 
JJ’s. For example, the HUFFLE circuit is a voltage-mode -4.0 -3.0 -2.0 -1.0 0.0 1.0 
Input Current (l,/lc2) 
with conventional semiconductor logic circuits, voltage-mode (h) 
Fig. 1. Coupled-SQUID (C-SQUID) gate. (a) Equivalent circuit. (b) Thresh- 
old characteristics and the locus of double-input NOR operation. The device 
and IC2 = 1.0 mA. The center of the inductance L2 is grounded. All JJ’s 
are resistively shunted to realize pc z 1. 
While we have developed a coupled-SQUID (C-SQUID) Parameters are designed as L l  = 0.83 PH, L2 0.82 PH, I C 1  = 0.25 mA, 
SQUID (2J-SQUID). It is operated in voltage-mode using 
nonhysteretic JJ’s with &-biasing, and hence, its logic system 
been fabricated using a Nb/A1oz/Nb integration 
and its ‘peration has been demonstrated 
has good analogy with semiconductor logic gates. 
In this paper, we present the C-SQUID gate for digital 
application. The C-SQUID gate makes it possible to realize 
NOT, NAND, and NOR operation with dc-biasing. An RS 
11. COUPLED-SQUID GATE 
A. Operation Principle 
threshold characteristics of the C-SQUID gate [4]. Here, 
the 1J-SQUID and the 2J-SQUID work as a flux quantum 
Intclligent Systems, Research Institute of Electrical Communication, Tohoku generator and a flux detector, we the 
McCumber parameter pc Y 1 for each JJ, and hence, the 2J- 
SQUID is operated in nonlatching mode, The flux quantization 
in the 1J-SQUID makes it possible to define “I” level distinctly 
in spite of using nonhysteretic JJ’s. 
(RS-FF) Of two ‘-’QUID gates has Fig. 1 shows the equivalent circuit and the calculated 
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The threshold characteristics of the C-SQUID is determined 
by three parameters: a = Ic l / Icz , /? ,  = ( L I  + L ~ ) ~ c I / @ . o ,  
and /?2 = L21c2/@0, where is a flux quantum. We have 
investigated the dependence of the threshold characteristics 
upon these parameters by linearization methods [6]. The 
two following points should be taken into consideration in 
designing a nonlatching C-SQUID gate [7]: 
To make the discontinuity of the critical current larger, the 
2J-SQUID should sense the half of flux in the 1 J-SQUID. 
This means that L1 and La should have the same value. 
(i.e. /31 = 2cy/?2.) 
Not to latch a flux quantum in the 1J-SQUID, p1 should 
be around 1/(27r). 
We have designed the three parameters as a = 0.25,/31 = 
0.20, and /32 = 0.40. 
The C-SQUID is able to realize several logic functions such 
as OR, AND, NOT, and so on, by choosing the bias point 
and the input signal levels. The locus of double-input NOR 
operation is also indicated in Fig. l(b). To realize the output 
"1" with the input (0, 0), the gate is biased into the voltage- 
state as shown in Fig. l(b). Two current sources (I1 and 1 2 )  
are used for biasing. When one or two input currents come 
in, the operation point moves into the superconducting state; 
that is, the output "0' is realized in the case of input (0, l), 
(1, 01, and (1, 1). 
B. Switching Delay 
In order to evaluate the switching delay, we have simulated 
the operation of 7- or 9-stage ring oscillators (RO). Fig. 
2(a) shows the schematic configuration of the 9-stage RO. 
Here, single-input C-SQUID NOR gates are used as invert- 
ers. We used JSIM for the numerical simulation [SI using 
Nb/AlO,/Nb JJ parameters with critical current densities 
( Jcs)  of 1.0 and 10 kA/cm2. We assumed the relation between 
J ,  (kA/cm2) and the specific capacitance C, (pF/cm2) to 
be l/C, = 0.20 - O.O4310g,, J ,  [9]. Nine inverters were 
connected through the load of 1.0 pH and 0.26 R for J ,  = 
1.0 kA/cm2, while seven inverters were connected through 
the load of 2.0 pH and 0.72 R for J ,  = 10 kA/cm2. Fig. 
2(b) shows the switching delay as a function of the bias 
current 1 2  with the fixed 11 of -1.1 mA. The minimum 
delays are 15 pslstage and 6.5 pslstage for J ,  = 1.0 kA/cm2 
and 10 kA/cm2, respectively. (These values include the time 
constants L / R  of the load of 3.8 ps and 2.8 ps.) It is also seen 
from Fig. 2(b) that the bias margin is about &11%. 
C. Bias Margins and Fan-Out 
Fig. 2 shows the results for the C-SQUID gate with a fan-out 
of 1. In real applications, it is necessary to realize a fan-out 
more than 2. To evaluate the fan-out of the gate, we have 
simulated a series of C-SQUID NOR gates with fan-out of 2 
and 3. 
Fig. 3 shows the numerical results for the operation re ions 
in the Il-IZ bias current plane under J ,  of 1.0 kA/cm and 
load resistors of 0.26 0. It can be seen from this figure that 
the bias margins for 11 and 1 2  are about 3~8.4% and d=14%, 
respectively, for fan-out of 2, and about *6.5% and f13"O. 
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Fig. 2. Ring oscillator (RO) using C-SQUID gates. (a) Schematic configu- 
ration of 9-stage RO. (b) Simulated results of switching delay per stage. The 
bias current for 1J-SQUID, I I ,  is fixed to -1.1 mA. 
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Fig. 3 .  Numerical results for the operation regions of C-SQUID NOR gates 
with fan-out of 2 and 3. These results are obtained from the simulation of a 
series of NOR gates under J c  of 1.0 kA/cm2 and load resistors of 0.26 { I .  
respectively, for fan-out of 3. The operation region for fan-out 
of 3 is smaller than that for fan-out of 2. This reduction in the 
operation region is mainly due to the reduction in the output 
current level. In the simulation, the averaged output currents 
for fan-out of 2 and 3 are 0.14 mA and 0.10 mA, respectively. 
This difference corresponds to the difference between the 
lower limits of the operation regions shown in Fig. 3. 
It is possible to get fan-out of 4 or more by adjusting the 
bias currents. But the operation margin becomes smaller. To 
solve this problem, we are investigating buffer gates such as 
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(b) 
Fig. 4. 
configuration. (b) Photograph of the fabricated circuit. 
RS flip-flop (RS-FF) using two C-SQUID NOR gates. (a) Schematic 
our superconducting synapse element [lo], which magnetically 
senses the output current of the C-SQUID gate. 
111. OPERATlON OF THE RS FLIP-FLOP 
An RS-FF is one of the basic elements for digital circuits, 
and it can be made of two C-SQUID NOR gates as shown 
in Fig. 4(a). 
To demonstrate the operation of the RS-FF composed of 
two C-SQUID NOR gates experimentally, we have fabricated 
it using a Nb JJ process without reactive ion etching [ll]. The 
circuit has been designed under J ,  = 1 .O kA/cm2, the sheet 
resistance of 0.94 n/D, and the minimum line width of 5 pin. 
It is integrated on a Si substrate with Nb/AlO,/Nb JJ’s, Pb-In 
wiring, and Au-In resistors. Details of the fabrication process 
were reported in [ll] and 1121. 
Fig. 4(b) shows the photograph of the fabricated circuit. The 
area occupancy of the gate is 120 pm x 95 pm. The gates are 
connected to each other through 10p.m-width and about 300 
pm-length superconducting line and a resistor of 0.24 0. 
Fig. 5 shows the simulated and experimental results corre- 
sponding to correct operation of the RS-FF. “Set” and “Reset” 
signals denote the input currents. “Q’ and ‘‘Q’ denote the 
output voltages. The result shows that the state of the flip-flop 
is correctly switched by the “Set” or “Reset” signal. 









Fig. 5.  Operation of the RS-FF. (a) Numerical and (b) Experimental results. 
The calculation is executed assuming the load inductance and the resistance 
for each gate to be 8.0 pH and 0.26 62, respectively. 
In the experiment, the bias margin for 1 2  was less than f 5 % ,  
which was smaller than the value expected from Fig. 2(b). We 
think it was due to the higher J,  and the low uniformity of 
Au-In resistors in the fabricated circuit. The average and the 
standard deviation of the fabricated J ,  were 1.4 kA/cm2 and 
0.15, while those of the fabricated sheet resistance were 1.9 
fl/O and 0.49, respectively. 
We did not test the high-frequency operation beyond lMHz 
“Set” or “Reset” signals because of the limit of our high-gain 
measurement equipments. 
IV. CONCLUSION 
We have presented the dc-biased C-SQUID logic gate and its 
application to the RS-FF. The C-SQUID gate utilizes nonhys- 
teretic Josephson junctions and it is operated in nonlatching 
voltage-mode with dc-biasing. Two-input NOR function can 
be realized with a C-SQUID gate by adjusting the input 
bias and the input signal levels. The minimum switching 
delay of 6.5 ps/stage is simulated in the 7-stage RO under 
J ,  = 10 kA/cm2. The numerical results for the bias regions 
of the NOR gates are presented under fan-out of 2 and 3. We 
have experimentally demonstrated the correct operation of the 
RS-FF composed of two C-SQUID NOR gates. 
In this work, we have fabricated the C-SQUID gates using 
resistively-shunted Nb/AlO,/Nb JJ’s. The C-SQUID gate 
does not require any hysteretic JJ’s, and hence, it has the 
potential to be fabricated with high-T, superconductors. 
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